topologies have recently been proposed and published in the literature. All proposed topologies demand significant amount of semiconductor components and input dc supplies, which is considered the main drawback for the implementation of three phase cascaded MLIs. This paper proposes a new generalized concept that could be employed within any existing cascaded MLI topology in order to reduce its size in terms of device count including semiconductor switches, diodes, and dc power supplies. The new generalized concept involves two stages namely; cascaded stage (CS) and phase generator stage (PGS). The PGS stage is a combination of conventional three phase two level inverter (CTPTLI) and three bidirectional (BD) switches, while the cascaded stage can be modified using any existing cascaded topology. The proposed concept is validated through extensive simulation and experimental analyses. Results show the capability of the proposed technique in reducing device count of the existing topologies while maintaining its performance.
INTRODUCTION
Owing to the several advantages of cascaded multi-level inverters (CMLIs) including its ability to generate high voltage by utilizing low voltage power electronic devices [1] [2] [3] , low voltage stress (dv dt) on the switches [4, 5] , and low harmonic distortion in the output waveforms, applications of CMLIs in power systems have received much attention and several CMLI topologies have been recently proposed and published in the literature [5] [6] [7] [8] [9] [10] [11] [12] [13] . Based on the operating principle and the structure, CMLI topologies can be classified into three groups: (1) topologies with level generator and polarity generator [5, 7, 13, 14] ; (2) modified CMLI topologies [6, 8, 9, 12, [15] [16] [17] [18] and (3) three phase CMLI topologies [1, 3, 10, [19] [20] [21] [22] .
There are many cascaded MLI topologies, which contain two parts; level generator and polarity generator as shown in Fig. 1a [23] [24] [25] [26] [27] . The level generator is a cascaded connection of series cells, which is responsible to generate multilevel unipolar voltage while the polarity generator converts this unipolar voltage into bipolar voltages [5, 27, 28] . While level generator structure is unique for different topologies, the structure of polarity generator has been always an H-bridge connection involving four semiconductor switches. The number of cascaded cells in the level generator may be increased to enhance the number of voltage levels in the output without any change in the polarity generator [5, 27] . The level generator switches may work with high frequency, but the polarity generator switches always work with line voltage frequency [27] .
Many new CMLI topologies are proposed, which are able to generate bipolar voltage without using polarity generator and they can be classified under the modified CMLI category as shown in Fig. 1b [29] [30] [31] [32] [33] . Some other creative CMLI topologies such as cross-switched topologies and modified Hbridge topologies also undergoes in this classification [12, 15, 16, [34] [35] [36] .
Some CMLI topologies are mainly developed for three phase applications, they can't be directly used for single phase applications [4, [37] [38] [39] [40] [41] [42] [43] . These topologies are considered within the category of three phase CMLI topologies as depicted in Fig. 1c , they have three identical phase arms. A few hybrid three phase topologies can also be included under this category such as topologies published in [19, 37, 41] .
The magnitude of the input dc-supplies among the cascaded cells could be of symmetric or asymmetric methods as proposed for different topologies [3, 15, 16] . Asymmetric methods allow generating more output voltage levels in comparison to the symmetric methods [4, 10, 17, 40] .
Three-phase CMLI has been widely used in large-scale renewable energy and high power medium-voltage applications [3, 4] . Although several topologies have been proposed in order to reduce the device count and increase the number of output voltage levels of single phase cascaded MLIs, majority of these topologies cannot be extended to three phase applications while the number of components have to be tripled for other single phase topologies when extended to three phase MLI [26-28, 34-36, 44, 45] . The main contribution of this paper is the presentation of a new generalized CMLI topology that could be employed by any existing single-phase CMLI topology to extend it to three-phase structure without tripling the components used within the single phase structure which may significantly reduce the device count, physical structure, complexity and cost of the 3-phase CMLI. The proposed topology can also be employed by existing three phase CMLI to reduce its device count without affecting its performance.
II. PROPOSED GENERALIZED STRUCTURE FOR THREE PHASE CMLI
Figs. 1a, 1b and 1c represents the block diagrams of the three different types of the existing cascaded MLI topologies, which are described in the section-1. Fig. 1d shows the block diagram of the proposed three phase CMLI, where cascaded stage is connected with the PGS stage at junction point 'J'. The structure of the cascaded stage is not fixed and it depends on which existing cascaded MLI topology is chosen. The green shaded portion of the existing CMLI topology is needed to employ as a cascaded stage. The PGS stage has a specific circuital structure, which is a combination of three BD switches and a conventional three phase two level inverter (CTPTLI). Each of the BD switches consists of two Insulated Gate Bipolar Transistors (IGBT) and two diodes, where the IGBTs do not need internal diodes. Both of the IGBTs in a BD switch work simultaneously for turning on or off the BD switch. There exists three phase arms A, B, and C in the PGS stage. A BD switch and two switch in the CTPTLI can be considered a PGS cell in each phase arm. Hence, there are three PGS cells in the PGS stage. The CTPTLI is fed by a dc-voltage supply 'Vc'. The magnitude of the Vc is set in such a way that it becomes greater than the summation of the input supply voltages in the cascaded stage.
Each pair of the switches, (Sa3, Sa4), or (Sb3, Sb4), or (Sc3, Sc4) of CTPTLI in different PGS cells are responsible for generating Vc and zero voltage level in the multilevel output voltage at the output nodes A, B, C, where each pair of switches operates keeping 120 0 phase difference among themselves. For any PGS cell, the PD-switch is kept turned off while the two switches in CTPTLI operate to generate Vc and zero voltage level. On the other hand, both of switches of the CTPTLI in a PGS cell are kept turned off while the PD-switch is turned on. It means the switches pair in the CTPTLI and the BD switch in any PGS cell always function in a toggle mode.
The main functions of the PD-switches are to allow the cascaded stage to connect with the output points a, b, c and to block the high voltage, Vc for the cascaded stage. As mentioned in Figs. 1a, 1b, 1c , and 1d that a specific portion of any existing CMLI topology can be utilized as cascaded stage. No change is required in the switching logic for any existing CMLI topology in cascaded stage, while generating different voltage levels. In any PGS cell, the PD-switch is turned on only for conducting the voltage levels, which are generated by the cascaded stage to the output points A, B, C. Three BDswitches, which are connected with the cascaded stage at the junction point 'J' as shown in Fig. 1e and they are operated with a 120 0 phase difference. Fig. 2a shows the simplified structure of the PGS stage while it generates level VC and level 0, by the toggle operation of switches Sa3 and Sa4. Fig. 2b shows the operation path of the inverter while it generates the levels between VC and 0 with the help of BD-switch and cascaded stage for PGS Cell-A. Cascaded H-bridge (CHB) MLI topology is a well-established structure for single and three phase applications as shown in Fig. 3 for n-number of CHB cells [3, 10, 30, 40, 46] . The proposed generalized cascaded MLI is facilitated to utilize any single or three phase structure as previously shown in Fig. 1 .
The conventional cascaded CHB MLI topology is chosen to verify the proposed three phase inverter concept. As shown in Fig. 1 , the proposed three phase structure of the new three phase MLI can be represented as shown in Fig. 4a which contains three CHB cells in the cascaded stage. Similarly, it is possible to keep any number of CHB cells in the cascaded stage in order to achieve more levels in the output voltage. Each H-bridge (k) cell contains four switches (Gk1, Gk2, Gk3, Gk4) and a dc-power supply (Vk) as depicted in Fig. 4b . Any CHB cell is able to produce three different voltages, 0, ±Vk in the output, Vout, where Table 1 shows the switching logic or the turn on switches to achieve the aforementioned three output voltages. Symmetric and asymmetric structures are proposed for conventional CHB MLI topology in [3, 30] and [10, 33, 40, 46] , respectively. Asymmetric methods are found superior than the symmetric one in terms of the reduced device count and increased number of levels in the output voltage as presented in [10, 33, 40, 46] . In [33] , an asymmetric CHBMLI is presented, where the dc voltage ratios are kept in binary form (1:2… 2n). The Trinary ratio format (1:3:….: 3n) has been also proposed for CHBMLI asymmetric structure as depicted in [4, 40] . The new three phase CHB concept proposed in this paper can adopt both symmetric and asymmetric structure of the CHB MLI. 
IV. IMPLEMENTATION OF THE PROPOSED MLI
The proposed MLI topology, which is shown in Fig. 4 is controlled with a low frequency staircase modulation strategy [47] . The switching states follows a sequence in the d-q plane. The number of states, S in the d-q plane to generate any number of level generation is can be expressed by,
; NP>1 and always integer (7) Where NP is the number of levels in the pole voltages, VAg, VBg, VCg.
For different values of NP, the number of switching states, S form different hexagons. In Fig. 6 , the smallest hexagon represents the switching states for NP=2 and the following hexagons for NP=3, NP=4, and NP=5; respectively. According to Fig. 5 , the proposed topology requires switching states, which will generate NP=5 in the pole voltages. The upper most hexagon in Fig. 6 The proposed topology is simulated by using Matlab/Simulink software and a laboratory prototype inverter is developed to confirm the simulation results and validate the feasibility of the proposed inverter. Figs. 9c and 9d , respectively. The THD of the line current and voltage must be less than 5%, to comply with the IEEE standard [49] .
The current THD complies with the mentioned standard, while voltage THD is more than 5% in the implemented 9-level CMLI topology. By increasing the number of levels in the output voltage, the amount of THD can be reduced which may be achieved through considering Trinary input dc supply method among input dc supplies as shown in (5) or adding more CHB cells to the cascaded stage. Keeping same magnitude in the VC, the input dc-supply voltages of V1, V2, V2 to the three CHB cells are adjusted as Trinary method according to (5) . Hence, after the adjustment, the magnitudes of V1, V2, V3 and VC can be written as 20 V, 60 V, 180 V, 280 V; respectively. This configuration is able to generate 15-levels in the pole voltage output, where NP=15. Hence it needs 84-switching states to generate three phase output voltages according to (7) . The 84-switching states can be shown as hexagonal form in Fig. 10.   5ms 5ms , 1 2 , 0  1 4 , 1 3 , 0  1 4 , 1 4 , 0  0 , 1 4 , 1  0 , 1 4 , 2  0 , 1 4 , 3   0 , 1 4 , 1 2  0 , 1 4 , 1 3  0 , 1 4 , 1 4   0 , 1 3 , 1 4  0 , 1 2 , 1 Fig. 11a . The THD of the unfiltered 29-level line voltages is shown in Fig. 11b , which is nearly to 5%.
VI. COMPARISON OF THE PROPOSED CONCEPT WITH CURRENT TOPOLOGIES
The proposed three phase MLI concept does not only confine to a specific cascaded MLI topology, but it is also applicable for any existing cascaded MLI topology as it can be adopted to extend existing single phase topologies to three phase without tripling the used components as per the current conventional methods.
Furthermore, the proposed concept is able to reduce the size of the existing cascaded MLI topologies in terms of device count without degrading the quality of the output voltage. A comparison is performed in order to show the effectiveness of the proposed three phase cascaded MLI concept over various existing topologies. Different factors such as number of power semiconductor components, number of gate driver circuits and number of dc-supplies are considered in the comparison. Table  4 lists a brief comparison among the symmetric structure of the proposed concept and some proposed topologies in the literatures to produce 15-levels in the line-line voltage. Considered topologies used in this comparison include single phase topology proposed in [5] , three phase cross-switched inverter proposed in [34, 36] , 3-phase Half-bridge topology proposed in [43] , and single phase H-bridge topology proposed in [30] . As can be seen in Table 4 , the proposed MLI concept reduces the size of the all existing 3-phase cascaded MLI in terms of device count. In addition, it can be observed that existing single-phase topologies can be extended to 3-phase structures using the new proposed concept without tripling the hardware components. Table 5 shows a comparison among existing three phase CHBMLI symmetric and asymmetric topologies and the proposed three-phase MLI concept. In the symmetric CHB topology proposed in [3] , each phase arm contains two CHB cells and the comparison shows that the new three phase MLI concept demands for less device counts with better output waveform in terms of number of voltage levels. The asymmetric CHB inverter proposed in [50] , has two CHB cells and binary relation is maintained between the cells input dcsupplies in each phase arm. On the other hand, trinary related three and four CHB cells in each phase arm is considered in [4] and [33] , respectively A significant reduction in the device counts takes place when the new three-phase cascaded MLI concept is applied to these existing asymmetric topologies as can be seen in Table 5 . The percentage of reduction of device count and the input dc supplies is increasing when the number of CHB cells in each phase arm is increasing. For example, 17% reduced power electronic components are achieved in the proposed three phase cascaded MLI concept for two CHB cell, while 33% and 42% reduction will be achieved when the new three phase MLI concept is applied for three and four CHB cells in each phase arm of the existing topologies, respectively.
VII. CONCLUSIONS
This paper shows a new design and implementation of a three phase CHBMLI. Both simulation and experimental results proves the practical feasibility of the proposed new three-phase MLI concept. Comparison with existing single and three phase MLI topologies shows the superiority of the proposed new concept that can be adopted to extend any single phase MLI structure to 3-phase without tripling its components as per the current practice. The new technique can also be used to reduce the device count in existing three phase topologies without degrading its performance. Since the number of component is directly related with the cost, complexity and the installation area, the new three phase concept is a cost effective technique that is expected to have a great potential for renewable power generation systems and smart grid applications.
